Abstract-A low-voltage monolithic 9OOMHz power amplifier has been fabricated in a commercial 0.8pm bulk BiCMOS process with an integrated output tuned circuit. The tuned circuit is implemyted by a monolithic inductor of 2.6nH with 54pm metal width. The output power of the amplifier is 14dBm.
I. INTRODUCTION
Radio frequency integrated circuit (RFIC) recently has aroused a lot of interest. The emphasis is currently placed on the development of low cost, low power and high performance communication ICs [I] to minimize the cost, weight and battery size of the handset.
For RF circuit design, Gallium Arsenide (GaAs) technology undoubtedly provides the best performance due to its low noise figure, high electron mobility, high gain and high output power [l] . However, the cost of using GaAs is extremely high and GaAs process is not compatible with the existing low cost IF CMOS circuit. As a result, most of the researchers in circuit design recently concentrate a lot of efforts in using CMOS technology to integrate the whole transceiver into one chip-set [2].
However, some RF CMOS building blocks still have unsatisfactory result compared with the other silicon technology -BJT. For example, frequency synthesizer exhibits larger phase noise in CMOS than BJT [l] [3]. Also, a B JT transistor has larger transconductance than a CMOS transistor under the same current. Therefore, BiC-MOS process is chosen for the implementation of RFIC for the sake of good performance and higher integration. The RF power aaplifier is implemented by the BJT while the other transceiver circuits are implemented by CMOS.
Monolithic inductor has been known to be a main obstacle for fully integrated RFIC. Up to now, most of power amplifier designs make use of the monolithic inductor in driver stage but rarely use it in output stage. This paper concentrates on the design of RF monolithic power amplifier using monolithic inductor to implement the tuned cir- 
MONOLITHIC INDUCTOR
Monolithic inductor has been widely used for RF IC implementation. However, there are some limitations such m high resistivity of the metal layer and substrate loss. Owing to the above limitations, the Q-factor of the monolithic inductor is only about 3 to 5 for CMOS and other similar processes.
To improve the Q-factor, several publications suggested to reduce the resistive loss by using thicker metal [4] and stacking of multi-metal layers [5] and to reduce the substrate loss by using thicker oxide, high resistivity silicon substrate [4] and removal of substrate beneath the spiral inductor by etching [6] However, all of the above methods need to alter the process parameters, which is unavailable to circuit designers using existing silicon process.
Therefore, Q-enhancement circuit has been suggested to boost the &-factor without changing process parameters. This method basically uses an active circuit to implement a negative resistance to compensate the power loss of the inductor [7] . However, as the Q-enhancement circuit also consumes power, the increase of total input power makes no effective gain on the overall efficiency and thus it is not suitable to be used in RF power amplifier design. Therefore, the monolithic iriductor can only be optimized geometrically.
As power level of power amplifier is usually large, the metal width should be made large enough to meet the current requirement. However, it is suggested not to oversize the metal width as the parasitic capacitance will become large and it will greatly affect the inductive characteristic of the inductor. Also, the skin effect at high frequency limits the current capability of the metal line. Increasing the metal width will not have significant effect on the current handling capability.
The monolithic inductor for the RF power amplifier is optimized by a program called ASITIC [8] . The inductor coil is implemented by the second layer metal and the first layer metal is used to make the underpass of the coil. The design parameters and performance of monolithic induc-0-7803-5491-5/99/$10.00 0 1999 IEEE tor are summarized in Table I . The metal width of the inductor is 54pm and the inductance is about 2.6nH. Figure 1 shows the plot of &-factor against frequency. The maximum Q-factor is about 4.4. Also, it is found that the self-resonant frequency of the inductor is 3GHz and the inductor is suitable for 9OOMHz operation. 
IV. MEASUREMENT RESULTS
The monolithic power amplifier shown in Figure 4 was implemented by AMS 0.8pm BiCMOS process. Figure  5 shows the die photo of the monolithic power amplifier. The active area of the power amplifier is 0.96mm2. Figure 6 to 8 show the measurement results of the amplifier. Under 3V supply voltage operating at SOOMHz, the 1-dB compression point, is 9 dBm as indicated in Figure 6 . The maximum power gain and maximum PAE are 16dB and 12%, as shown in Figure 7 and 8 respectively. The low efficiency is mainly due to the losses in the interstage matching and the monolithic inductor. Table I11 shows the summary of performance of the monolithic power amplifier.
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Overall Design The overall circuit of monolithic power amplifier is shown in Figure 4 . Q1 and Q2 form a Class AB driver stage with cascode configuration. Q3 is the Class C output stage with output tuned circuit CO and Lo. Due to low-power application, the impedance transformation matching network is not included to increase the power level. In fact, because of the low Q-factor of the monolithic inductor, including the impedance matching network will dissipate more power and the overall efficiency of the amplifier is decreased. The output impedance level is then designed for 5Qn. This work demonstrates that a low-voltage RF power amplifier with fully integrated output tuned circuit can be implemented by a standard 0.8pm bulk BiCMOS process with 12 GHz high speed bipolar transistor and it is suitable for indoor cordless phone application. The performance of the power amplifier can be enhanced if a process with multi-metal layers and high resistivity substrate is used. In this way, the &-factor of monolithic inductor can be higher and the efficiency of power amplifier can be further increased. 
